Logic design and verification using SystemVerilog : (revised) - - Books - CreateSpace - 9781523364022 - March 1, 2016
In case cover and title do not match, the title is correct

Logic design and verification using SystemVerilog : (revised)

Price
R 1,122
excl. VAT

Ordered from remote warehouse

Expected to be ready for shipping Oct 2 - 14

Our customers say:

14-day return policy in accordance with European consumer protection law
Top ranking on Trustpilot
Add to your iMusic wish list

Not rated yet

Media Books     Book
Released March 1, 2016
ISBN13 9781523364022
Publishers CreateSpace
Dimensions 150 × 220 × 20 mm   ·   598 g